

Arnold R. Feldman  
Application No.: 09/835,021  
Page 2

PATENT

7 generating a second current, wherein the second current is proportional to  
8 the input signal when the input signal has the second polarity, and approximately equal to  
9 zero when the input signal has the first polarity;  
10 generating a third current proportional to the first current;  
11 generating a fourth current proportional to the second current;  
12 applying the first and fourth currents to a first terminal of an inductor; and  
13 applying the second and third currents to a second terminal of the  
14 inductor,  
15 wherein a capacitance is between the first terminal of the inductor and the  
16 second terminal of the inductor, and the inductor and capacitance form a tank circuit, and  
17 wherein the input signal alternates between the first polarity and the  
18 second polarity at a first frequency, the tank circuit has a resonant frequency of a second  
19 frequency, and the first frequency and second frequency are approximately equal.

1 4. (Amended) The method of claim 3 wherein the first current and  
2 the second current are generated by NMOS devices.

1 6. (Amended) A method of buffering an input signal comprising:  
2 receiving the input signal, wherein the input signal alternates between a  
3 first polarity and a second polarity;  
4 generating a first current, wherein the first current is proportional to the  
5 input signal when the input signal has the first polarity, and approximately equal to zero  
6 when the input signal has the second polarity;  
7 generating a second current, wherein the second current is proportional to  
8 the input signal when the input signal has the second polarity, and approximately equal to  
9 zero when the input signal has the first polarity;  
10 generating a third current proportional to the first current;  
11 generating a fourth current proportional to the second current;  
12 applying the first and fourth currents to a first terminal of an inductor; and

Arnold R. Feldman  
Application No.: 09/835,021  
Page 3

PATENT

13                   applying the second and third currents to a second terminal of the  
14                   inductor,  
15                   wherein a capacitance is between the first terminal of the inductor and the  
16                   second terminal of the inductor, and the inductor and capacitance form a tank circuit, and  
17                   wherein the first current is geometrically proportional to the input signal  
18                   when the input signal has the first polarity, and the second current is geometrically  
19                   proportional to the input signal when the input signal has the second polarity.

1                   17. (Amended) A circuit for buffering RF signals comprising:  
2                   a first device coupled between a first output node and a first supply node,  
3                   having a control electrode coupled to a first input node;  
4                   a second device coupled between a second output node and the first supply  
5                   node, having a control electrode coupled to a second input node;  
6                   a third device coupled between a second supply node and the first output  
7                   node, having a control electrode coupled to the second output node;  
8                   a fourth device coupled between the second supply node and the second  
9                   output node, having a control electrode coupled to the first output node;  
10                  a fifth device coupled between the first device and the first output node;  
11                  a sixth device coupled between the second device and the second output  
12                  node; and  
13                  an inductor coupled between the first output node and the second output  
14                  node.

1                   18. (Amended) The circuit of claim 17 wherein the first device and  
2                   the second device are NMOS devices, and the third device and fourth device are PMOS  
3                   devices.

1                   23. (Amended) A method of buffering an RF signal comprising:  
2                   receiving the RF signal, wherein the RF signal alternates between a first  
3                   polarity and a second polarity;

Arnold R. Feldman  
Application No.: 09/835,021  
Page 4

PATENT

4 generating a first current, wherein the first current is proportional to the  
5 RF signal when the RF signal has the first polarity, and approximately equal to zero when  
6 the RF signal has the second polarity;

7 generating a second current, wherein the second current is proportional to  
8 the RF signal when the RF signal has the second polarity, and approximately equal to  
9 zero when the RF signal has the first polarity;

10 using the first current to generate a third current, the third current  
11 proportional to the first current;

12 using the second current to generate a fourth current, the fourth current  
13 proportional to the second current;

14 applying the first and fourth currents to a first terminal of an inductor; and  
15 applying the second and third currents to a second terminal of the  
16 inductor,

17 wherein a capacitance is coupled between the first terminal of the inductor  
18 and the second terminal of the inductor, and the inductor and capacitance form a tank  
19 circuit.

1 24. (Amended) The method of claim 23 wherein the RF signal  
2 alternates between the first polarity and the second polarity at a first frequency, the tank  
3 circuit has a resonant frequency of a second frequency, and the first frequency and  
4 second frequency are approximately equal.

1 25. (Amended) A method of buffering an RF signal comprising:  
2 receiving the RF signal, wherein the RF signal alternates between a first  
3 polarity and a second polarity;

4 generating a first current, wherein the first current is proportional to the  
5 RF signal when the RF signal has the first polarity, and approximately equal to zero when  
6 the RF signal has the second polarity;

Arnold R. Feldman  
Application No.: 09/835,021  
Page 5

PATENT

7 generating a second current, wherein the second current is proportional to  
8 the RF signal when the RF signal has the second polarity, and approximately equal to  
9 zero when the RF signal has the first polarity;  
10 using the first current to generate a third current, the third current  
11 proportional to the first current;  
12 using the second current to generate a fourth current, the fourth current  
13 proportional to the second current;  
14 applying the first and fourth currents to a first terminal of an inductor; and  
15 applying the second and third currents to a second terminal of the  
16 inductor,  
17 wherein the first current is geometrically proportional to the RF signal  
18 when the RF signal has the first polarity, and the second current is geometrically  
19 proportional to the RF signal when the RF signal has the second polarity.

1 27. (Amended) An RF amplifier comprising:  
2 a first device coupled between a first output node and a first supply node,  
3 having a control electrode configured to receive an RF signal, and further configured to  
4 operate near cutoff in the absence of the RF signal;  
5 a second device coupled between a second output node and the first supply  
6 node, having a control electrode configured to receive a complement of the RF signal,  
7 and further configured to operate near cutoff in the absence of the complement of the RF  
8 signal;  
9 a third device coupled between a second supply node and the first output  
10 node, having a control electrode coupled to the second output node;  
11 a fourth device coupled between the second supply node and the second  
12 output node, having a control electrode coupled to the first output node;  
13 a fifth device coupled between the first device and the first output node;  
14 a sixth device coupled between the second device and the second output  
15 node; and

Arnold R. Feldman  
Application No.: 09/835,021  
Page 6

PATENT

16                   an inductor coupled between the first output node and the second output  
17                  node.

1                   28. (Amended) The circuit of claim 27 wherein the first device and  
2                  the second device are NMOS devices, and the third device and fourth device are PMOS  
3                  devices.

*Conf  
B5*